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DSP CONTROLLED DC ELECTRONIC LOAD 
SUMMARY 
In last two decades, with the improvement of the power electronics, switch mode 
power supplies have becomen most popular power electronics circuits in many 
applications. Thus, many types of DC-DC converters  have designed. In this thesis, 
boost converter is used as a DC-DC converter. The aim is to let the input current to 
be constant which makes the current control necessary. Because of the priority to the 
analog control, boost converter is controlled digitally with DSP in this application. 
The boost converter that draws constant current is called “DC Electronic Load” 
which is used in industry for some applications.  
Firstly, there is an introduction to the aim and the usage areas of the work. In  order 
to understand the boost converter, a detailed discussion on the operation and main 
equations of the converter are given. Controller design is required transfer function to 
get the sytem responses. For this, DC transformer model and AC small signal models 
are introduced. Power components selection is also important in the work of the 
circuit. Thesis provides useful guidence to design and select the power stage of the 
boost converter. After giving the selecting criterias, calculations of the values of the 
power stage components are done. With the help of the transfer functions and the 
components values, since control part of the application is digital, digital controller is 
designed.  
Software design is the second design part of the thesis. In order to control the 
converter digitally, MC56F8023 DSP is used as a digital signal processor. This is 32 
bit, 32 Mhz DSP from Motorola. The software development programs for DSP 
programming and the peripherals of the MC56F8023 DSP used in the software 
program are introduced. Also, system software organization and data flows are given 
respectly. Finally, simulations of the system are done in PSIM and the thesis is 
concluded with the experimental results which consists of the waveforms and digital 
values.  
This work is concluded succesfully that the circuit can be controlled via computer 
digitally. There is no adjustment of analog values. Every values and parameters can 
be set digitally. 
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DSP KONTROLLÜ DA ELECTRONİK YÜK 
ÖZET 
Son yirmi yılda, güç elektroniğindeki gelişmelerle, birçok uygulamada anahtarlamalı 
güç kaynakları güç elektroniğinin en popüler devreleri olmuşlardır. Bu nedenle, 
birçok tipte DA-DA çeviricileri tasarlanmıştır. Bu tezde yükseltici tipi DA-DA 
çeviricisi kullanılmıştır. Amaç giriş akımını sabit tutmaktır. Bu uygulamada çevirici 
DSP ile analog kontrole olan üstünlüğünden dolayı digital olarak kontrol edilmiştir. 
Endüstride birçok uygulamada kullanılan sabit akım çeken yükseltici tipi çevirici DA 
elektronik yük olarak adlandırılır. İlk olarak tezin amacı ve bu çalışmanın kullanım 
alanları anlatılmıştır. Boost çeviriciyi daha iyi anlamak için temel eşitlikler 
verilmiştir. Sistem cevabının elde edilmesi için kontrolör tasarımında transfer 
fonksiyonların çıkartılması gerekir. Bunun için DA transformatör model ve AA 
küçük işaret eşdeğer devre modelleri çıkartıldı. Devrenin güç kısmı elemanlarının 
seçimi devrenin çalışmasında önemli bir konudur. Bunun için tez yararlı bir rehberlik 
sunar. Devre güç kısmı elemanlarının seçim kriterlerinin anlatımı sonrasında her bir 
elemanın değeri hesaplanmıştır. Transfer fonksiyonları ve hesaplanmış büyüklüklerle 
birlikte dijital kontrolör tasarlanmıştır. 
Yazılım tasarımı tezin ikinci tasarım kısmıdır. Devreyi dijital olarak kontrol 
edebilmek için MC56F8023 DSP kullanılmıştır. Bu, 16 bit 32 Mhz lik bir Motorola 
DSPsidir. Bu çalışmada DSP programlamak için kullanılan yazılım geliştirme 
programı ve programda kullanılan DSP çevresel birimler gösterilmiştir. Sistem 
yazılım organizasyonu ve akış diyagramları da sırasıyla verilmiştir. Son olarak, 
simülasyonlar PSIM devre simülasyon programında yapılmış ve tez deneysel 
sonuçlarla sonlandırılmıştır.   
Çalışma devrenin bilgisayar aracılığıyla dijital olarak başarıyla kontrol 
edilebilmektedir. Herhangi bir analog verinin potansiyometre ile ayarlanması söz 
konusu olmayıp, devredeki her değer ve parametreler dijital olarak 
ayarlanabilmektedir.  
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 1
1.  INTRODUCTION 
This thesis presents an implementation of a DC-DC boost converter that is used for 
DC electronic load. The boost converter, in general, converts input energy from one 
level to another level with an output DC voltage higher than the input DC voltage. 
But in this work, there is not any desired value of the output voltage. It changes 
according to the load at the output. The variable that is wanted to control in this 
project is input current. While there are different types of converters used for power 
conversion, the boost converter is ideal for drawing constant currents. Because the 
input current is uninterruptible.  
Most of the today’s sources are voltage sources and they are used for specific 
purposes in many areas. DC electronic load is a source that draws desired value of 
current. DC electronic loads are used in many area of industry. Several of them are: 
• It is used at the mechanism of cutting foam and secant with hot wire. At these 
cutting/curling tools there  is an endurance wire which is very short and therefore 
has a very low resistance. Applying a reasonable voltage to this, usually means a 
short circuit. Therefore these are used with constant current, not with constant 
voltage thus a better cutting operation is achieved. 
• The principal of the technique that is used at the electrolysis applications is based 
on drawing the constant current. Constant current obtains the simplicty of the 
reaction. 
• DC electronic load is also used for testing purposes. For example, DC electronic 
loads are used by means of passing permanent certain currrents through the 
cables for heating tests. Besides, in particular these are used for power supplies 
testes at the laboratory environments. But the most important test area of them is 
batteries. They are used for testing battery life. 
 2
1.1 Literature Overview 
In this section, the literature on current controled boost converter is briefly surveyed. 
Also, digital control with DSP is surveyed as it is applied to the application of this 
thesis. Boost converter is used in this application as a DC-DC pwm converter. Since 
this type of converter is selected, boost converter is analysed in Chapter 2. Basic 
equations and circuit diagrams are given in [1,9]. Also, load current, inductor current, 
average of the inductor current and ripple current are proposed in [1]. 
In the other chapter, DC transformer model of the boost converter is obtained. To 
correctly represent the relationship between the DC voltages and currents of the 
converter, boost converter is modelled as presented in [1,2]. There is a conversion 
ratio between input and the output quantities of DC-DC converters. This feature 
gives the name of modelling as a transformer.  
In order to design controller to regulate input current, transfer functions have to be 
derived. But because of the nonlinearity, it is hard to analyse converters. To 
overcome the hardness of the analysis, steady space AC signal analyses method as 
described in [1,2] is used. There are two averaging methods for PWM converters: the 
state-space averaging method and the circuit-averaging method. State-space 
averaging method needs complex matrix equations especially when the circuit has 
large number of paracitic elements. But circuit-averaging method is more simple 
when driving the transfer functions. The circuit-averaging method that is used in the 
thesis has been proposed by Kazimierscuk [1]. Small signal models of PWM 
converters have gained widespread recognation in the literature [1].  
The system is controlled digitally. Hence, digital controller is designed. But before 
beginning to digital design, it is compared with analog controller as described in [3]. 
The priority of the digital design to the analog design is especially being less 
sensitive to the environment and being more reliable as shown in [4]. Also, having 
flexible way of tunning the control parameters digitally as presented in [4] and [5] is 
the other important advantage of the digital controller design. When designing the 
controller one approach is used which is design by emulation as described in [7]. In 
this method, an analog controller is first designed in the continuous domain and then 
converted to a discrete-time compensator by some approximate techniques presented 
in [7].  
 3
2.  BOOST CONVERTER 
The boost converter, in general, converts input energy from one level to another level 
with an output DC voltage higher than the input DC voltage. While there are 
different types of converters used for power conversion, the boost converter falls in 
the category of “switch mode DC-DC converters”. Essentially such converters 
comprise of a circuit which switches between two different operating states. Figure 
2.1 shows the boost converter. 
+
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    Figure 2.1 : Boost Converter. 
The switching is achieved using an electronic switch. Depending on the on/off 
duration of the switch, the output voltage is maintained at a certain desired level. The 
duty ratio (D) is the measure of the time for which the switch continues to operate in 
the on state and acts as a control input. A feedback control circuit continuously 
monitors the output voltage. For any deviation of the output voltage from the desired 
value, the control circuit responds by varying the value D and brings the output 
voltage back to the desired level [1, p.85]. The on/off control of the switch is 
generally implemented using pulse width modulation technique.  
2.1 Steady State Condition 
In steady state, the principle of inductor volt-second balance states that the average 
value (DC value) of the voltage across an ideal inductor L must be zero [2, p.102].  
Therefore,  
0
0
sT
Lv dt =∫  
 4
Where Ts is the switching period. Therefore, the volt-seconds during the on-time 
must equal the volt-seconds during the offtime. During on-time (DTs) ;  
Figure 2.2 shows the boost converter during on-time. 
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Figure 2.2 : Boost converter during on time.  
0 0
s sDT DT
s L L g s gDT v v dt v dt DT v= = =∫ ∫  
    (2.1)        
During off-time (D’Ts);  
Figure 2.3 shows the boost converter during off-time. 
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Figure 2.3 : Boost converter during off time.  
'
'
0 0
0
' '
s s
s
T D T
s L L g s s g
DT
D T v v dt v v dt D T v D T v= = − = −∫ ∫   (2.2) 
Since by  (2.2), 
0' 's g s s gDT v D T v D T v= −  (2.3) 
We set the RHS of (2.1) equal to the RHS of  (2.2) . We get 
0
' 1
g gv v
v
D D
= =
−
 (2.4) 
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(2.4) is the ideal duty ratio equation for a boost converter. 
2.2 Load Current 
As shown in Figure 2.1, the output capacitor filters out the inductor current ripple 
and provides a constant load current at the output. If the output capacitor and the 
inductor are considered ideal by ignoring the parasitic resistance Lr and Cr  then the 
average power supplied by the input source must equal the average output power.  
0 0L gi v i v=  (2.5) 
0 (1 )Li i D= −  
       (2.6) 
2.3 Inductor Current 
Figure 2.4 shows a typical inductor current waveform for a boost converter operating 
in continuous conduction mode. 
 
 
Figure 2.4 : Inductor current  waveform, adapted from [3]. 
2.4 Average Current 
As shown in Figure 2.1, for a typical boost converter, the inductor is connected in 
series with the input supply. Therefore, the average current through the inductor can 
be expressed in terms of average supply current using (2.7). 
0,
, , 1
avg
L avg in avg
I
I I
D
= =
−
                   (2.7) 
 
 6
2.5 Ripple Current 
The output capacitor filters the inductor current ripple. Because of the finite ESR of 
the capacitor, the ripple current flowing through the output capacitor produces a 
ripple voltage at the output [3]. Higher inductor ripple current produces a higher 
output voltage ripple. Therefore, the inductor ripple current is an important 
parameter. With reference to the inductor current waveform shown in Figure 2.4, an 
equation is derived to calculate the inductor ripple current as shown below. 
,max , 2
ripple
L in avg
I
I I
 
= +  
 
 where  0,
, 1
avg
in avg
I
I
D
 
=  
− 
 
0,
1 2
avg rippleI I
D
   
= +   
−   
, where   0,0, ( )
avg
avg
V
I
Yük R
 
=  
 
                                         (2.8) 
          
0,
(1 ) 2
avg rippleV I
D R
   
= +   
−   
, where  L
ripple s
dvI DT
L
 
=  
 
 
           
0,
(1 ) 2
avg L
s
V dv DT
D R L
   
= +   
−   
 
 
Similarly, the minimum current through the inductor is given by (2.9). 
0,
,min (1 ) 2
avg L
L s
V dvI DT
D R L
   
= −   
−   
 (2.9) 
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3.  DC TRANSFORMER MODEL 
Switch mode power supplies are tend to produce harmonics. The only parts of circuit 
that produce switching harmonics are switches. Due to the switching, there become 
high frequency harmonics. Because of this situation, voltage and current quantities 
are not only made of DC part, but also small AC ripples. 
As it’s going to be mentioned later, high ripple makes circuit analysis hard.  Because 
of this, DC and AC circuit models are instructed. These models are used to get 
relationships between current and voltage quantities and have an idea of how the 
input changes reflects the quantities that are wanted to be controlled. In this project, 
input current is wanted to be controlled. For this reason, it is necessary to see how 
the input voltage, duty ratio and referans voltage affect the input current by 
extracting transfer functions. 
3.1 DC Transformer Model 
The DC transformer model is used to model the ideal fuctions performed by a DC-
DC converter. This simple model correctly represents the relationship between the 
DC voltages and currents of the converter [2, p.39]. The model can be refined by 
including losses, such as semiconducter forward voltage drops, on-resistances, 
inductor core and copper losses etc. The resulting model can be directly solved o find 
the voltages, currents, losses and efficiency in the actual nonideal converter. 
The input power is processed as specified by the control input, and then is output to 
the load. Ideally, these functions are performed with 100% efficiency, and hence 
( %100η = )                               in outP P=                    g gV I VI=                                  (3.1) 
( ) gV M D V=                     ( )gI M D I=  (3.2) 
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Figure 3.1 : Switching converter terminal quantities. 
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Figure 3.2 : A switching converter equivalent circuit using dependent sources. 
 
These relationships are valid only under equilibrium (DC) conditions: during 
transients, the net stored energy in the converter inductors and capacitors may change 
[2,40].  We found that we could express the converter output voltage in an equation 
of the form  ( ) gV M D V=    where ( )M D  is the equilibrium conversion ratio of the 
converter. (3.2) suggest that the converter could be modeled using dependent 
sources, as in Figure 3.1. An equivalent but more physically meaningful model 
Figure 3.2 can be obtained through the realization that. (3.2) coincide with the 
equations of an ideal transformer. In an ideal transformer, the input and output 
powers are equal, as stated in (3.1). Also, the output voltage is equal to the turns ratio 
times the input voltage. This is consistent with (3.2), with the turns ratio taken to be 
the equilibrium conversion ratio M(D). Finally, the input and output currents should 
be related by the same turns ratio, as in (3.2). Thus, we can model the ideal DC-DC 
converter using the ideal DC transformer model of Figure 3.3.  
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Figure 3.3 : Ideal DC transformer model of a DC-DC converter operating in 
                continuous conduction mode. 
 
This symbol represents the first-order DC properties of any switching DC-DC 
converter: transformation of DC voltage and current levels, ideally with 100% 
efficiency, controllable by the duty cycle D [2, p.41] The solid horizontal line 
indicates that the element is ideal and capable of passing DC voltages and currents. 
An advantage of this equivalent circuit is that, for constant duty cycle, it is time 
invariant: there is no switching or switching ripple to deal with, and only the 
important DC components of the waveforms are modeled.  
Let us construct the DC circuit model of boost converter. There is also one 
nonidealities is wanted to insert to the circuit. Let us insert the inductor copper loss. 
The actual inductor then consists of an ideal inductor, L, in series with the copper 
loss resistor LR . The circuit can now be analyzed in the same manner as used for the 
ideal lossless converter, using the principles of inductor volt-second balance, 
capacitor charge balance, and the small-ripple approximation.  There are two 
positions of the switch. One is on position and one is off position.  For  0 st DT< <    
the switch is on position. The voltage ( )Lv t  across the ideal inductor is given  by     
( ) ( )L g Lv t V i t R= −                       (3.3) 
And the capacitor current ( )ci t  is   
( )v t
R
−    R : Load 
We simplify these equations by assuming that the switching ripples in i(t) and v(t)  
are small compared to their respective DC components I and V. Become  
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 ( )L g Lv t V IR= −                     (3.4) 
  ( )c
Vi t
R
= −                  (3.5) 
For s sDT t T< < , the switch is off position.  The inductor voltage and capacitor 
current is given by 
 ( ) ( ) ( )L g L g Lv t V i t R v t V IR V= − − ≈ − −                    (3.6) 
 
( )( ) ( )c
v t Vi t i t I
R R
= − ≈ −  (3.7) 
Vg-IRL
Vg-IRL-V
DTs D'Ts
VL(t)
t
 
Figure 3.4 : Inductor voltage waveform.  
 
DTs D'Ts
-V/R
I-V/Ric(t)
t
 
Figure 3.5 : Capacitor current waveform. 
The principle of inductor volt-second balance can now be invoked. By setting Lv< >  
to zero and collecting terms, one obtains 
0
1( ) ( ) ( ) '( )
Ts
L L g L g L
S
V t V t dt D V IR D V IR V
T
〈 〉 = = − + − −∫                       (3.8) 
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  0 'g LV IR D V= − −                     (3.9) 
The second equation is obtained using capacitor charge balance. 
( ) ( ) '( )C
V Vi t D D I
R R
−
〈 〉 = + −                      (3.10) 
  0= ' VD I
R
−                                                                           (3.11) 
3.2 Construction of DC Equivalet Model 
In the previous section, we used the principles of inductor volt-second balance and 
capacitor charge balance to write (3.9) and (3.11), repeated here: 
0 'L g Lv V IR D V< >= = − −                       (3.12) 
 0 'C
Vi D I
R
< >= = −                      (3.13) 
By using these equations, the DC transformer model will be constructed. Firstly, the 
inductor volt-second balance equation will be modelled and then capacitor charge 
balance equation will be modelled. 
3.2.1 Inductor Voltage Equation 
  0 'L g Lv V IR D V< >= = − −                     (3.14) 
+
-
Vg +
-
D'V
L
+  IRL -
 
Figure 3.6 : Circuit whose loop equation is identical to (3.14). 
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3.2.2 Capacitor Current Equation 
0 'C
Vi D I
R
< >= = −                       (3.15) 
D'I C
<ic>
  =0
R
 
Figure 3.7 : Circuit whose loop equation is identical to (3.15). 
3.2.3 Complete Circuit Model 
The next step is to combine the circuits of Figs. 3.6 and 3.7 into a single circuit, as in 
Figure 3.8. The 'D V  dependent voltage source depends on V, the voltage across the 
dependent current source. Likewise, the 'D I  dependent current source depends on I, 
the current flowing through the dependent voltage source. It is seen in these models 
that output voltage and input current have a ratio of 'D  :1 like a transformer ratio.  
V/R
D'I C
<ic>
  =0
R
+
-
Vg +
-
D'V
RL
+  IRL -
 
Figure 3.8 : The circuits of Figures 3.6 and 3.7 drawn together. 
Then these circuit is combined to single circuit. The equivalent circuit model can 
now be manipulated and solved to find the converter voltages and currents. the 
voltage source value is divided by the effective turns ratio 'D   and the resistance LR  
is divided by the square of the turns ratio.  
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Figure 3.9 : Simplification of the equivalent circuit of Fig. 3.8, by referring all      
elements to the secondary side of the transformer. 
This circuit can be solved directly for the output voltage V, using the voltage divider 
formula: 
2
1
' 1
'
g
L
V
V RD
D R
=
+
                  
(3.16) 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 14
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 15
 
 
 
4. AC SMALL SIGNAL MODEL 
Power stages of PWM converters are highly nonlinear systems because they contain 
at least one transistor and at least one diode, which are operated as switches. The 
converters normally require control circuits to regulate the DC output voltage against 
load and line variations [1, p.397]. Typical control aspects of interest are frequency 
response, transient response, and stability. Feedback system should be stable, and 
properties such as transient overshoot, settling time, and steadystate regulation 
should meet specifications [2, p.187]. Linear control theory is well developed and 
may offer valuable tools for studying the dynamic performance of PWM converters. 
However, in order to apply this theory, nonlinear power stages of PWM converters 
should be averaged and linearized. There are two averaging methods for PWM 
converters: 
• the state-space averaging method 
• the circuit-averaging method 
In this work, the circuit averaging model will be used for constructing circuit models. 
Because the state-space averaging method requires considerable matrix algebra 
manipulation and is sometimes tedious, especially when the converter circuit 
contains a large number of elements or parasitic components.  
The circuit-averaging method leads to linear circuit models. These models are 
relatively simple, provide good intuitive insight into converter behavior, can be used 
for deriving various transfer functions and step responses, and are compatible with 
general purpose electronic circuit simulators  [1, p.398]. In addition, control loops for 
PWM converters can be designed by applying well-known linear control techniques. 
In this part of the thesis, the averaged large-signal, DC, and ac small-signal linear 
time-invariant circuit models of the discrete switching network of PWM converters 
are developed for CCM. The dependent sources are used to model the ideal 
switching network. The dependent sources are used to model the ideal switching 
network, and the law of conservation of energy is used to model the transistor on-
resistance, the diode forward resistance, and the diode offset voltage. The ideal 
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switching network of single-ended transformerless PWM converters consists of two 
ideal switches. This network can be modeled for the DC components in steady state 
by two ideal DC dependent sources. The switched forward resistances of the switch 
and the diode are averaged, using the law of conservation of energy. The currents, 
voltages, and duty cycle are then perturbed in the average DC model. Hence, the DC 
dependent sources in the model are replaced by large signal time-varying dependent 
sources. Consequently, the large-signal currents, voltages, and duty cycle contain 
both DC and AC components. Therefore, the large-signal sources can be replaced by 
DC dependent sources and ac small-signal dependent sources. If the magnitudes of 
the small-signal components are low enough, the model can be linearized by 
neglecting products of the AC components. This leads to a linear circuit model, 
containing both DC and ac dependent sources. Since the model is linear, it can be 
split into a smallsignal low-frequency ac circuit model and a DC circuit model. If the 
switching network in a PWM converter is replaced by its small-signal model, a 
small-signal model of the entire power stage is obtained. This model may be used to 
derive and simulate small-signal transfer functions and step responses of the 
converter. 
Assumptions: 
The models are derived under the following assumptions: 
1. The transistor output capacitance and the diode capacitance are neglected; 
therefore, switching losses are neglected. 
2. The transistor on-resistance DSR  is linear and the transistor off-resistance is 
infinite. 
3. The diode in the on-state is modeled by a linear battery FV  and a linear forward 
resistance FR  . In the off-state, the diode is modeled by an infinite resistance. 
4. Passive components are linear, time-invariant, and frequency-independent. 
5. Storage-time modulation of  bipolar transistors is neglected. 
4.1 Averaged Model of Ideal Switching Network for CCM 
A PWM converter consists of a nonlinear discrete part and a linear analog part. The 
nonlinear part consists of nonlinear semiconductor devices such as transistor(s) and 
diode(s) operated as switches, that is, as discrete components. The linear part consists 
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of linear components, such as capacitors and inductors with their equivalent series 
resistances. Nonlinear part may be replaced by an average circuit model, which 
emulates its average low-frequency behavior [1,399]. The average model is nonlinear 
and may be linearized for small ac signals. The linear part of a converter does not 
require averaging and linearization. The modeling strategy of PWM converters is 
similar to the transistor modeling and is based on the following principles: 
(i) replacement of the switching network (or components) by an analog (continuous) 
circuit 
model; 
(ii) leaving the analog part composed of linear components unchanged. 
Figure 4.1 shows the boost converter that consists of two switching devices: a power 
MOSFET and a DIODE. This subcircuit is highly nonlinear and is referred to as a 
switching network.   
+
Vg
-
G
M C RL
+
-
Vo
L
D
S'
D'L
 
Figure 4.1 : Boost converter. 
Figure 4.2 shows the switching network of single-ended transformerless two-switch 
PWM converters, and Figure 4.3 shows an equivalent circuit of the switching 
network. The ideal part of the switching network consists of two ideal switches. One 
ideal switch represents an ideal MOSFET whose on-resistance is zero, and the other 
ideal switch represents an ideal diode whose forward resistance and offset voltage 
are zero. The actual switching network consists of an ideal switching network and 
parasitic components. The MOSFET is represented by an ideal switch and a linear 
on-resistance rDS, and the diode is represented by an ideal switch, a linear forward 
resistance RF , and an offset voltage VF . 
 18
G
M
D
S'
D'L
L
iL
is
iD
L
 
Figure 4.2 : Switching network. 
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Figure 4.3 : Equivalent circuit of switching network. 
Neglecting parasitic components in Figure 4.2 for the boost converter, 
0SDV V= , SL gV V=                                                              (4.1) 
0LD gV V V= −                                                         (4.2) 
The switch current can be approximated by 
si LI=   for 0 t DT< ≤  
0=    for DT t T< ≤  
 
Hence, the DC component of the switch current is 
                     
0
1 DT
s L LI I dt DIT
= =∫  (4.3) 
An equivalent circuit representing this expression is an averaged model of an ideal 
switch and is shown in Figure 4.4(a). 
The voltage across ideal diode is given by 
 
LDv SDV=    for  0 t DT< ≤  
         0=     for  DT t T< ≤  
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Hence, the DC component of the voltage across ideal diode is 
0
1 DT
LD SD SDv V dt DVT
= =∫                      (4.4) 
Figure 4.4(b) shows an equivalent circuit representing an averaged model of an ideal 
diode. 
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+
-
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Figure 4.4 : Averaged model of ideal switch, ideal diode, and ideal switching           
network for the DC components in steady state for CCM. (a) 
Averaged model of an ideal switch. (b) Averaged model of an ideal 
diode. (c) Averaged model of an ideal switching network of boost 
converter. 
4.2 Large Signal Average Model Of Boost Converter 
The actual switching networks is shown in Figure 4.5(a). The DC quantities such as 
the DC inductor current LI , DC voltage SDV , and constant duty cycle D  in the 
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averaged models can be replaced by slowly varying, time-dependent, large signal 
quantities such as the current Li , voltage SDv , and duty cycle d . 
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Figure 4.5 : Large-signal averaged models of the actual switching network for two  
                     switch PWM converters for CCM. (a) Actual switching network. (b)   
                     Large-signal averaged model of the actual switching network. 
Relationships among the low-frequency large-signal variables can be approximated 
for the DC variables  
LD SDv dv=         S Li di=                   (4.5) 
A large-signal, low-frequency, averaged model representing these equations is shown 
in Figure 4.5(b). 
4.3 Small Signal Average Model Of Boost Converter 
Each quantities in PWM converters contains three components: 
• a DC component; 
• a low-frequency component of the frequency f = ω/(2pi) and its harmonics; 
• a high-frequency component of the switching frequency fs and its harmonics. 
Only the DC components and the low-frequency components are of interest when 
studying control aspects of PWM converters. This is because the control signals of 
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the closed-loop PWM converters normally consist of DC and low-frequency 
components. Consequently, the low-frequency components are used to characterize 
the dynamics of PWM systems [1, p.411]. 
The averaged low-frequency large-signal voltages, currents, and duty cycle can be 
expressed as the sums of DC components and ac low-frequency components as 
follows: 
SD SD sdv V v= +  (4.6) 
S S si I i= +  (4.7) 
LD LD ldv V v= +  (4.8) 
L L li I i+ +  (4.9) 
O O ov V v= +  (4.10) 
D D di I i= +  (4.11) 
Td D d= +  (4.12) 
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Figure 4.6 :    Averaged low-frequency large-signal and bilinear models of the actual 
switching network for two-switch PWM converters for CCM (a) 
Averaged low-frequency large-signal nonlinear model. (b) Averaged 
low-frequency bilinear model. 
The large-signal model shown in Figure 4.6(a) is nonlinear. Linearization of the 
large-signal averaged model at a given operating point can be performed by 
expanding the large-signal nonlinear equations into a Taylor’s series about the 
operating point, and neglecting the higher-order terms [1, p.413]. A linear small-
signal model can be obtained by assuming small-signal perturbations, which allows 
us to take into account only the first-order terms. The assumption of the small-signal 
perturbation implies that the magnitudes of the ac low frequency components are 
much lower than those of the corresponding DC components.  Substituting (4.7), 
(4.9), and (4.12) into (4.13), one obtains a nonlinear equation, 
( )( )S s L l L l L lI i D d I i DI Di dI di+ = + + = + + +  (4.13) 
Similarly, substitution of (4.6), (4.5), and (4.9) into (4.8) yields a nonlinear equation, 
( )( )LD ld SD sd SD sd SD sdV v D d V v DV Dv dV dv+ = + + = + + +  (4.14) 
(4.7) and (4.8) can be represented by a circuit model of the actual switching network,  
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shown in Figure 4.6(b). This model is nonlinear, and is known as a bilinear model. 
To linearize this model, let us assume that 
li d << lDi  
li d << LI d  
sdv d << sdDv  
sdv d << SDV d  
(4.15) 
Also DC components in (4.13) and (4.14) are gone. Linear low-frequency small-
signal circuit model of the actual switching network.  
dIL Dil
+ -
dVSD
+ -
Dvsd
L D
 
Figure 4.7 : Linear low-frequency small-signal circuit model of the actual switching 
network. 
A circuit of the boost PWM converter is depicted in Figure 4.8(a). Figure 4.8(b) 
shows a small-signal low-frequency model of the boost converter with parasitic 
components. This model can be obtained by replacing the actual switching network 
in the boost converter with the small-signal low-frequency model shown in Figure 
4.7. For the boost converter, VSD = VO and vsd = vo. Figure 4.8(c) shows the 
simplified small-signal model of the boost converter. 
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Figure 4.8 : Small-signal low-frequency model of a boost PWM converter for CCM.  
                    (a) Circuit of the physical boost PWM converter. (b) Small-signal model   
                    of the boost converter. (c) Simplified small-signal model of the boost   
                    converter. 
4.4 Open-loop Duty Cycle-to-inductor Current Transfer Function 
A small-signal model of the PWM boost converter for CCM operation is shown in 
Figure 4.9(a). This model is obtained by replacing the switching network in the boost 
converter with a small-signal model. Figure 4.9(b) shows a small-signal model of the 
boost converter for deriving the duty cycle-to-inductor current transfer function. This 
part of the thesis presents the open-loop small-signal duty cycle-to-inductor current 
transfer function for the boost converter operated in CCM. By Kirchhoff’s current 
law,  
2
0
2
l l L z l L
vi Di I d i Di I d
Z
= + + = + +  (4.16) 
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 Figure 4.9 : Small-signal low-frequency model of a boost PWM converter for CCM    
                      with ESR(a) Small-signal model of the boost converter.(b)Small-signal 
                      model of the boost converter when input voltage is zero. 
 
which, using relationship 
0 0/ (1 ) / (1 )L LI I D V D R= − = −  (4.17) 
becomes  
0 2
0 2 2 2(1 ) (1 ) (1 )l L l L
V dZ
v D i Z I dZ D i Z
D R
= − − = − −
−
 (4.18) 
Using Kirchhoff’s voltage law, 
1 0 0 0 0li Z Dv V d v− + + − =  (4.19) 
which gives 
0 1
0 1 1
lV d i Zv
D D
= −
− −
 (4.20) 
Equating the right-hand sides of (4.20) and (4.21), 
[ ]2 21 2 0 2 0(1 ) (1 ) 1l L
L
Zi Z D Z d V D I Z dV
R
 
 + − = + − = +  
 
 (4.21) 
Hence, one obtains the duty cycle-to-inductor current transfer function 
2
0 0 2
1 2
1( )( ) |( ) (1 )g
l L
id v
Z
i s RG s V
d s Z D Z=
+
= =
+ −
 
(4.22) 
This transfer function describes how control input variations ( )d s  influence the 
input current ( )li s . The impedances 1Z  and 2Z  are given by  
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1Z r sL= +  (4.23) 
2
1
(1 )
1 1 ( )
L C
L C
L C
L C
R r
R sCrsCZ
sC R rR r
sC
 
+  + 
= =
+ ++ +
 
(4.24) 
Substituting (4.17) and (4.18) into (4.16), one arrives at the duty cycle-to-inductor 
current transfer function in the s-domain, 
0
( )( ) |( ) g
l
id v
i sG s
d s =
=  
0
2 2
2
1
( 2 ) ( / 2 )
( ) ( ) (1 ) (1 )
( ) ( )
L C L C
L C L C L C L
L C L C
s
V R r C R r
L R r C r R r D R r L D R r
s s
LC R r LC R r
+
+ +
=
+  + + − +
− + + +
+ +
 
0 1 1
2 2
1 2 0 0
( 2 ) ( )
( ) ( )( ) 2
L C i zi
pix
L C
V R r s z sT
L R r s p s p s s
ω
ξω ω
+ − +
= =
+ − − + +
 
0 1 1 1
2 22
0
0 0 0 0
1 1( 2 )
( ) 21 1
L C zi zi zi
pio
L C
s s
V R r T
L R r s s s
s Q
ω ω ω
ω ξ
ω ω ω ω
+ +
+
= =
+    
+ + +   
   
 
(4.25) 
 
where the magnitude of Gid at 0f =  is  
 
0
2
2(0) (1 )id id L
VG G
D R r
= =
− +
 (4.26) 
0 0( 2 )
( )
L C
idx
L C
V R r VG
L R r L
+
= ≈
+
 (4.27) 
 
the angular corner frequency or the angular undamped natural frequency is 
 
2
0
(1 )
( )
L
L C
D R r
LC R r
ω
− +
=
+
 (4.28) 
 
the damping ratio is 
 
2
2
( ) (1 )
2 ( ) (1 )
L C L C
L C L
C r R r D R r L
LC R r r D R
ξ  + + − + =
 + + − 
 (4.29) 
 
the quality factor is 
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2
2
( ) (1 )1
2 ( ) (1 )
L C L
L C L C
LC R r r D R
Q
C r R r D R r Lξ
 + + − 
= =
 + + − + 
 
(4.30) 
the zero is 
( )1 1
1
/ 2i zi L C
z
C R r
ω= = −
+
 (4.31) 
and the poles are 
2 2
1 2 0 0 0 0, 1 1 dp p j jξω ω ξ ξω ω ξ σ ω= − ± − = − ± − = − ±  (4.32) 
The duty cycle-to-inductor current transfer function idG  is a second-order low-pass 
function, which has two LHP poles and one LHP zero. The LHP zero 1iz is 
independent of   D  and the poles depend on D . When D is increased from 0 to 1, 
the corner frequency 0f decreases and the damping factor ξ increases. 
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5. BOOST CONVERTER POWER STAGE DESIGN 
This chapter follows the selecting guide of power stage components in boost 
converter. Block diagram of the sensing mechanism with power stage of the 
converter is shown in Figure 5.1. This guide is going to be step-by-step.  
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Figure 5.1 : Block diagram of the sensing mechanism with power stage of the  
converter. 
5.1. Inductor 
The energy in boost converter transfer from inductor to the capacitor at the output. 
When the power switch is in on position, inductor stores energy. By the time switch 
becomes off, the energy stored in inductor is transferred to the output of the 
converter. Selection of inductor is extremely important in controlling energy transfer 
from input to output.  
Criteria for choosing the inductor are: 
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1. Inductor value: Inductor current ripple (r) that is input current ripple of the boost 
converter is important factor for determining the inductor value. The choice of r 
affects the current stresses and dissipation in all the power components, and thereby 
impacts their selection. Therefore, setting r should be the first step when 
commencing any power converter design [9, p.69]. Based on input and desired 
output voltages and ripple current specification, the value of the inductance is 
calculated using (5.1). 
gV DTL
I
=
∆
 
(5.1) 
In (5.1), D  is duty cycle, gV  is input voltage, T  is switching period and I∆  is the 
input current ripple. 
2. Peak current rating: The peak current is critical factor for inductor. Firstly, it is 
much more effective about temperature rise in inductor windings than average input 
current. Because all peaks in current waveform makes temperature of windings of the 
inductors or transformers much bigger. Since heat cool down slowly in these 
windings, all peaks of the current are picked up as a heat.  
Also, peak current affects the saturation of the system. Inductor current is 
instantaneously proportional to the magnetic field inside the core. When the peak 
current reaches its peak value, magnetic field also reaches [9, p.70].  It is known as 
saturation that when the magnetic field exceeds a certain safe level, inductor lose its 
ability to limit current (which is one of the reasons the inductor is used in switching 
power supplies in the first place). [9, p.82] This causes uncontrolled current passing 
through the power switch.  
5.2 Output Capacitor  
As shown in Figure 5.1, when power switch is on position, the energy is not 
transferred from input to the output. The output capacitor maintains the energy at the 
output. The selection of the capacitor is extremely important in restricting the output 
ripple voltage to an acceptable level. 
Criteria for choosing the capacitor: 
1. Voltage rating: Based on the maximum voltage value at the output, the capacitor 
voltage rating is chosen. 
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2.  Power rating:  RMS power dissipation of the capacitor is related with ESR [3]. 
Because of this, the amount of ripple current flowing through the ESR of the 
capacitor is an important parameter while choosing the capacitor. 
0
C
I DTC
V
=
∆
 (5.2) 
5.3 Power Diode 
As shown in Figure 5.1, when the power switch is on position, power diode is 
reversed biased. So, it isolates the output and the input. When the power switch is off 
position, power diode becomes forward biased and connects the input and the output.  
Criteria for choosing the power diode: 
1. Average current rating: In on position of the power switch, there is no current flow 
through the power diode. But in off position, power diode becomes forward biased as 
mentioned above and current flows through the diode. Average current value is 
important criteria for diode selection. Average current rating must not reach to 
maximum current rating of the power diode. 
2. Reverse recovery and forward voltage drop: When current flows, there become a 
voltage drop over the power diode. This voltage drop increases the power losses. In 
order to minimize the power losses, a diode with low forward drop is preferred. The 
switching loss of diodes is also due to the reverse recovery loss when a diode turns 
off. Hence, reverse recovery time is critical factor for selecting the diode. Generally, 
a schottky diode is chosen because of the low forward voltage drop and zero reverse 
recovery time. 
5.4 Mosfet 
The power switch is MOSFET in this project.  
1. Vds (Voltage across Drain and Source): When the switch is on position, it has 
voltage  between its drain and source nearly equal to zero. But when it is off position, 
it has voltage between its drain and source equal to the output voltage. Hence, 
maximum output voltage has to be considered. 
2. Drain Current: The input current only flows through the MOSFET when it is on 
position. At this point, average input current is critical for choosing MOSFET. The 
average current value must not reach to maximum current rating of the MOSFET.  
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3. On-state resistance (Rds(on)): In order to reduce the power dissipation through the 
power switch, a very low on-state resistance is preferred (typically a few mΩ). 
5.5 Gate Driver 
As shown in Figure 6.1 n-channel MOSFET is used as a power switch. Turn on and 
turn off times of MOSFETs are important values for power losses. In order to 
minimize power loss of a converter, there has to be fast switching of the MOSFET. 
This only can be achieved by a high gate current sourcing and sinking [3]. The DSP 
based digital PWM modulator output cannot provide a drive high enough to 
accommodate fast switching of the power MOSFET. Hence, a gate driver circuit is 
needed that can boost the voltage and current levels of the PWM modulator output 
and also provide high current drive to achieve fast turn-on and turn-off times for 
MOSFET. 
Criteria for choosing the gate driver are: 
1. Type of Gate Driver: As shown in Figure 5.1, there is only one MOSFET used as a 
power switch. And emiter of the MOSFET is circuit ground. Hence, a ground 
referenced gate driver with one output is used for driving the MOSFET.  
2. Switching Speed: In order to achieve the fast turn on and turn off times for the 
MOSFET, a few amperes of sourcing and sinking capacity is enough.  
5.6. Current Sensing Mechanism 
The DSP calculates the duty cycle based on input current. In order to monitor the 
input current, current transducer is used. According to the conversion ratio, it gives a 
current from  its output. In order to get voltage, resistor is connected to its output. 
These types of current transducers have excellent accuracy and very good linearity. 
5.7. Voltage Sensing Mechanism 
In this project, input current is the only variable that is controlled. The value of the 
output voltage is not important. The output voltage just can be limited by the load at 
the output. Not only the output voltage, but also the input voltage is not going to be 
controlled. But in order to see the values of the input and output voltages easily, they 
have to be monitored. They can not directly connect to the ADC of the DSP. So, 
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there have to be opamps to reduce the level of the voltages. Resistors are calculated 
that the output of the OPAMP becomes maximum 10.5V. Figure 5.2 shows a circuit 
for voltage sensing. 
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Figure 5.2 : Voltage sensing mechanism. 
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6. HARDWARE DESIGN 
As shown in Figure 6.1, the entire system is implemented. The prototip board 
implements the power stage, input current sensing mechanism, input and output 
voltage sensing mechanism, communication part, gate driver, linear regulators and 
the DSP board. 
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Figure 6.1 : Prototype board. 
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6.1 Design Specifications 
Therefore, the design specifications are limited to: 
1. Input voltage Vin:12V (Constant) 
2. Output Voltage Vout: 12-25V of range 
3. Load Resistance R: 1.6Ω 
4. Maximum output power Poutmax: 390 Watts 
5. Maximum duty cycle Dmax: 0.75 
6. Fixed PWM frequency: 50KHz 
7. Input current ripple through inductor at maximum output voltage: 2% of the input 
current 
8. Output voltage ripple: 1.6% of the output voltage 
9. Conduction mode: Continuous 
After giving the design specifications, some parameters of the converter are 
summarized. But all these parameters are computed offset maximum output voltage 
that is the worst case operating condition of the converter.  
- Maximum duty cycle (Dmax): 0.75 
- Average load current (Iout,avg): 13.75A  
- Average input current (Iin,avg): 50A  
- Average inductor current (IL,avg): 50A 
- Ripple inductor current (IL,ripple) : 1A  
- Peak inductor current (IL,peak): 50.5A 
- Average diode current (ID,avg): 13.75A 
- RMS diode current (ID,rms): 8.57A 
- Peak diode current (ID,peak): 50.5A  
- Peak switch current (Iswitch,peak): 50.5A 
6.2 Power Component Selection 
Based on the design specifications described in section 6.1, the power components 
and Ics are selected. 
6.2.1 Inductor 
The inductor value is calculated using the (5.1). Then we get 180L Hµ= . 
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6.2.2 Mosfet Switch 
The criteria for selecting MOSFET is described in section 5.4. MOSFET switch 
IXFH58N20  is chosen with an on resistance (Rds(on)) of  40mΩ. 
6.2.3 Gate driver 
The criteria for selecting the gate driver are described in section 5.5. A gate driver 
IXDD414PI is chosen with 14A of source and sinking capacity. 
6.2.4 Power diode 
The criteria for selecting the power diode are described in section 5.3. For our 
design, a power diode is required for certain average current and peak inverse 
voltage. A schottky diode  DSS16-0045B  is chosen with zero reverse recovery time. 
6.2.5 Output capacitor 
The criteria for selecting the output capacitor are described in section 5.2. An 
electrolytic capacitor 450µF is chosen with 4mΩ ESR and maximum voltage rating 
of 100V. 
6.2.6 OPAMP 
A differential amplifier LM324 is chosen with offset voltage of less than 500µV and 
+12V of common mode voltage. 
6.3 Placement and Layout 
As described above, the prototype board is designed with power stage except 
inductor, components that are interface between power stage and the DSP controller 
and the communication part to digitally monitor and control the converter via 
computer. The board consists of power components carrying high currents along 
with digital components carrying small signals. Because of this situation, the 
placement of the components is very important. There has to be a isolation between 
these power components and the control part of the board. It is necessary for power 
part not to inject any noise on low power and current carrying nets. Because the 
performance of the digital controller heavily depends on accurate sensing of inductor 
current. Any noise that affects the sensing may cause an operation out of the user’s 
control.  
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The prototype board is designed with four part. One part is supply voltages for DSP 
board and other interface components. Other part is interface part that gets the 
signals for DSP. DSP board is not in the same layout. It is connected to the main 
board with 40P flat cable. It’s mean that DSP board is also saved from noises. And 
the last part is the power stage. It is at the top of the circuit with huge cooling plate.  
6.4 Board Design Steps 
6.4.1 Power stage component selection 
- Specification for the converter: At the beginning of the converter design, some 
specifications are decided. These are input voltage, output voltage range, switching 
frequency, maximum output power and maximum duty cycle. The converter is then 
design based on these specifications. 
- Component specifications: Various component specifications are calculated based 
on the design specifications. Some of them are listed below. 
o Inductor 
o Mosfet switch ratings 
o Power diode ratings 
o Output capacitor 
o OPAMP 
o Gate driver 
o Choose the components for power stage, interface part between power stage and 
DSP board and communication part.  
6.4.2 Schematic 
• Eagle version 4.08 is used. 
• Every component is selected from the library of Eagle according to their sizes. 
• Drawn in three pages: Analog samplings, supply voltages, power stage and gate 
driver. 
• Put test points and headers. 
• In order not to be complicated, dots are used at the all connections of nets. 
• Hence they are not in the library of Eagle, some components are created. 
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6.4.3 Layout   
• Suitable packages of the components are used. For example, for the linear 
regulator that has to be used with heat sink, the horizontal package is selected. 
• Component placement should consider routing requirements, like isolation 
between power and digital components. 
• Some components of the communication part is isolated from the entire circuit. 
They have different ground. Hence, this isolation is also done by seperating these 
components from others.  
• Gate driver IC is placed near to MOSFET. 
• Small ceramic capacitors are provided very close to the ICs. 
• Also one ceramic capacitor is placed very closed to the socket that have pins to 
supply the DSP board. 
• Names of the components are placed just near them properly. 
• Routing is performed. Generally, routs at the top of the PCB are drew horizontal, 
however routs at the bottom are drew vertical. 
• Routes are drew as possible as short. 
• At the power stage part, thick routes are used. Also, in order to make current 
carrying capacity of these routes much more, small vias are placed throughout the 
routes. 
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7. CONTROLLER DESIGN 
7.1 Analog controller 
The feedback control is implemented using analog components. Because of its 
simplicity and low cost most SMPS are operated with analog controllers especially in 
low-power applications. Figure 7.1 shows a typical power converter with an analog 
controller. 
 
Figure 7.1 : Power converter with analog controller. 
The error amplifier generates an error voltage proportional to the difference between 
the input current and a desired reference voltage.The error signal constutes the input 
of the controller. The error voltage that is resulted from here drives an analog pulse 
width modulator. With the changes in the error voltage, the analog pulse width 
modulator varies D, and thereby varies the on time of the switch within the power 
fitler [3]. The varying D provides the input current regulation. The boost converter 
requires a proper compensator for stabilizing the operation under specific operating 
conditions. The compensator is designed using frequency domain (S domain) 
analysis. Generally, the controller can be realized by using an operational amplifier 
and a network of passive components such as capacitors and resistors, whereas the 
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analog pulse width modulator is implemented using an analog comparator with a 
saw-tooth ramp. In fact, analog controlled SMPS requires a lot of external passive 
components, and this architecture increases overall size of the portable system. 
7.2 Digital controller 
The digital feedback control is getting popular with the advancements in digital 
signal processing techniques. Figure 7.2 shows a typical power converter with a 
digital controller. 
 
Figure 7.2 : Power converter with digital controller. 
As shown in Figure 7.2, an A/D converter generates digital representation of the 
input current. The A/D converter is as an interface part between the analog power 
stage and the digital controller. A/D converter converts analog signal to the digital 
signal. The resolution and speed of the A/D converter play an important role in 
determining the efficiency of the digital controller.  
Error signal is converted into an equivalent representation for D with the help of  PI 
controller. The PI controller provides necessary gain and frequency compensation to 
stabilize the converter operation under specific operating conditions. Generally, the 
PI controller is designed by analyzing the closed loop system using Z transform. 
Digital pulse width modulator controller varies D, and thereby varies the on time of 
the switch within the power filter. The varying D provides the input current 
regulation [3]. This is identical to an analog pulse width modulator. 
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Moreover, the PI controller and digital pulse width modulator are implemented using 
a DSP. Through the digital pulse width modulator (DPWM), the digital duty value is 
converted into time analog signal to drive MOSFET switches. 
7.3 Why digital controller? 
DC-DC power converters are designed using analog controllers. In recent years, 
digital control of switch mode power supplies has received the attention of a number 
of researches in area of power electronics. But because of the advantages, using 
digital controllers is growing. Some of the advantages offered by the digital 
controller are as mentioned below. 
• Control algorithm is calculated with internal structure of logic circuits. There is 
no need to external analog components. Thus, the digital controller is less 
sensitive to environment than analog one [4]. Because of this, digital controller is 
more reliable. Analog components are sensitive to environment influences such 
as temperature, noise etc. This changes the system character.  
• Digital controllers allow designers to change the control law without any changes 
in hardware. Hence, digital implementation provides a flexible way of fine tuning 
the controller parameters [3]. This is not so easily achievable using analog 
controllers, as it requires hardware modifications for major design changes. 
• Digital controllers provide designers to work with high frequences when 
compared to analog controllers [5]. This makes system size smaller.  
• With digital controllers, a user interface can also be developed very easily to 
make various parameters programmable. Every parameters of SMPS can be 
easily set to the            
      desired values and this makes digital controllers flexible. 
7.4 Digital Control Implementation for DC-DC Boost Converter 
Figure 7.3 shows a simplified block diagram of a digitally controlled DC-DC boost 
converter interfaced to a MC56F8023 DSP controller. This is a 16-bit, 32MHz DSP 
from Motorola. As indicated in Figure 7.3, a single signal measurement is needed to 
implement the current mode control of the boost converter. The instantaneous input 
current Ig is sensed with the current transducer and then input to the DSP via the 
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ADC channel which is a computational unit to determine the value of the switch duty 
ratio. The sensed input current io is compared to the reference Vref. The current loop 
controller Gc is designed to make the input current Ig track the reference Vref and at 
the same time achieve the desired dynamic performance. The digitized output d of 
this controller provides the duty ratio command for the boost regulator switch M. 
This command output is used to calculate the appropriate values for the timer 
compare registers in the on-chip PWM module. The PWM module uses this value to 
generate the PWM output, DPWM in this case, that finally drives the boost converter 
switch M. DPWM outputs a pulsating waveform that controls the switch(es) in the 
converter at the computed duty ratio. The DPWM serves as a D/A converter in the 
control loop. [6]  
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Figure 7.3 : Simplified block diagram of the system. 
7.5 DC-DC Controller Design 
The system parameters used in this design are: 
• Vin=12V , Vout= 12-30V , Iin=50A 
• PWM frequency fPWM=50kHz 
• Maximum duty cycle=75% 
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• L=180uH, RL=0.075ohm, C=450uF, ESR=4mohm,  Rload=1.6ohm  
• Desired current loop bandwidth fci = 10kHz 
• Breakpoint of the PI compensator is 10% of the desired current loop bandwidth. 
In order to design the digital controller, one approaches are discussed which is design 
by emulation. This is also known as Digital Redesign Approach. In this method, an 
analog controller is first designed in the continuous domain as if one were building 
continuous time control system, by ignoring the effects of sampling and hold 
associated with the A/D converter and the digital PWM circuits. The analog 
controller is then converted to a discrete-time compensator by some approximate 
techniques. [7] Figure 7.4 represents a Block diagram of the closed loop system.  
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Figure 7.4 : Block diagram of the closed loop system. 
The small signal power stage model of the boost converter in s-domain is indicated 
as Gid(s). It is constructed at the previous parts. Input current to duty cycle transfer 
function is  
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For the given system parameters, this is derived as, 
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(7.5) 
It can be seen in Figure 7.5 that the closed loop control bandwidth of this plant can 
be much faster. The dynamic compensator must provide zero steady state error while 
maximizing the control bandwidth [8]. To accomplish this the break point of a PI 
controller can be set to the %10 desired corner frequency of the system. Generally, 
the corner frequency of the closed loop system is selected 20% of the switching 
frequency of the converter. In this application the switching frequency is 50kHz that 
is 62831.8 /rad s . So breakpoint of the PI controller can be 6283 /rad s . The 
proposed design procedure is to specify the break point frequency of  as %10 desired 
corner frequency of the system and making the unity gain cross over  at 6283 /rad s  
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Figure 7.5 : Bode diagram of the open loop transfer function of the system. 
The following MATLAB sequence can be used to accomplish this:  
 
Topen_db=20*log10(bode(Topen,(62831.8))); % Find gain of the open loop system 
at 20% of switching frequency 
K=10^(-(Tac_db)/20); % Find K to achieve unity gain at 20% of switching frequency 
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Gc=K*tf([1 6383],[1 0]) %Specify PI compensator 6283 /rad s break point 
Gcz=c2d(Gc,Ts,'zoh') %Discritize of the compensator. 
K =25.3829 
The resulting s domain compensator is found in (7.6). 
25.3829( ) ( ) ( 6283)b
KGc s s s
s s
ω= + = +  (7.6) 
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Figure 7.6 : Bode diagram of the PI compensator. 
The zero order held discrete emulation is found in (7.7). 
25.38 6.513( )
1
zGc z
z
+
=
−
 (7.7) 
And finally the difference equation is formed in (7.8). 
([ 1] ) ( ) 25.38 ( ) 6.513 ([ 1] )u k T u kT e kT e k T+ = + × + × −  (7.8) 
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Figure 7.7 : Bode diagram of the closed loop transfer function of the system. 
The closed loop system can be find after constructing PI compensator. Closed loop 
transfer function is: 
( ) ( ) ( ) ( ) ( )closed c PWM idT s H s G s G s G s=  (7.9) 
2 6
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(7.10) 
Bode diagram of the closed loop system is shown in Figure 7.7. 
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8. SOFTWARE DESIGN 
8.1 Introduction 
The whole application is controlled by a digital controller. MC56F8023 is used as a 
controller in this project. The controller is in 16 bit 56800E family with dual 
Harward architecture [10]. In Figure 8.1, MC56F8023 is  shown with its signal pins. 
 
Figure 8.1 : MC56F8023 with signal pins. 
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8.1.1 Metrowerks CodeWarrior 
MC56F8023 digital signal processor is programmed with this software tool. The 
program written for this project is configured and upload to the DSP by codewarrior. 
CodeWarrior is a windows based Integrated Development Environment (IDE) with 
highly efficient C compilers [11]. Figure 8.2 demonstrates a view from this software 
program.  
 
Figure 8.2 : A view from codewarrior. 
8.1.2 Graphical Configuration Tool 
The Graphical Configuration Tool (GCT) is a graphical user interface (GUI), 
designed to provide static chip and on-chip peripheral module setting/initialization, 
including association of the interrupt vectors with user interrupt service routines. It is 
integrated into CodeWarrior IDE. Figure 8.3 is a view from GCT. 
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Figure 8.3 : A view from Graphical Configuration Tool. 
8.1.3 FreeMASTER Software 
The FreeMASTER application is a software tool that allows remote control of an 
application using a user-friendly graphical environment running on a PC [12]. It also 
provides the ability to view some real-time application variables in both textual and 
graphical form. User can easily control the system from computer by using 
FreeMASTER software tool. In this project, it is possible to control the circuit 
digitally by connecting from its RS232 communication port and by using 
FreeMASTER, every parameters can be changed. Figure 8.4 is a view from 
FreeMASTER software tool. The voltages and currents can easily be monitored by 
this application. 
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Figure 8.4 : A view from FreeMASTER. 
8.2 Peripherals 
MC56F8023 has many important features and peripherals to this application. PWM-
Pulse Width Modulation, Quad Timer and the ADC are the most important 
peripherals used in this application.  
8.2.1 ADC-Analog-to-Digital Converter 
The ADC is used for sensing analogue quantities. MC56F8023 has one independent 
12-bit-Analog-to-Digital Converter(ADC) that consists of two separate analog to 
digital converters: ANA and ANB. But just one of them is enough for this 
application. ANA is used for sensing and monitoring the input current, input voltage 
and the output voltage. It has to be initialize at the main loop of the program. Also, 
settings of ADC at the Graphical Configuration Tool  has to be configured. ADC 
conversion can be synchronized by both PWM and timer modules [13]. For input 
voltage sensing ANA0 module is used, for output voltage sensing ANA1 module is 
used and for input current sensing ANA2 module is used. 
The ADC has two modes of normal operation: Single-ended mode and differential 
mode. In this application, single-ended mode is used. In Graphical Configuration 
Tool, there is a Channel Configuration part to set the modes for ADC modules. So, 
ANA0, ANA1 and ANA2 modules are set to single-ended mode. In the single-ended 
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mode , ADC measures the voltage of the selected analog input and compares it 
against the (VREFH - VREFLO) reference voltage range. 
The ADC module performs a ratio metric conversion [14]. For single ended 
measurements, the digital result is proportional to the ratio of the analog input to the 
reference voltage.  
4096 8IN REFLO
REFH REFLO
V VSingleEndedValue round
V V
−
 
−
= × × 
 
 (8.1) 
 
INV = Applied voltage at the input pin 
REFHV and REFLOV  = Voltage at the external reference pins on the device (typically 
REFHV = VSS and REFLOV = VDD) 
 
The 12-bit result is rounded to the nearest LSB. The ADC is a 12-bit function with 
4096 possible states. However, the 12 bits have been left shifted three bits on the 16-
bit data bus so its magnitude, as read from the data bus, is now 32768. 
ADC clock is also set to IP Bus clock / 6 which is equal to 5.3333 Mhz via Graphical 
Configuration Tool. It is known that MC56F8023 has a bus clock of 32 Mhz. 
8.2.2 PWM-Pulse Width Modulator 
The PWM module is configured to run in edge-aligned mode with counter modulus 
CMOD equaling 640, corresponding to a switching frequency of 50 kHz on a 32 
MHz bus clock (PWM period = 20 µs). To permit lower PWM frequencies, the 
prescaler produces the PWM clock frequency by dividing the IPBus clock frequency 
by one, two, four, or eight. In this application, PWM clock is set to IP/1 that is 
32Mhz and hence 0.03125 us period.  
Alignment; 
There is two alignment type for PWM: edge-alignment and center-alignment. This 
can be set via GCT. In this project, egde alignment is selected. Hence, just edge 
alignment will be examined. In edge alignment, the PWM counter counts from zero 
up to a value and then becomes zero without down count as seen in Figure 8.5. PWM 
output becomes high at the time counter is zero.  
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Figure 8.5 : Edge-Aligned PWM Output. 
Period; 
The PWM period is determined by the value written to the counter modulus (CMOD) 
register. The PWM counter is an up counter in an edge-aligned operation [15] as 
shown in Figure 8.6. 
PWM period = PWM modulus × PWM clock period 
PWM period= 640 0.03125 20 sµ× =                        
(8.2) 
 
From this, PWM frequency is 50kHz . 
 
Figure 8.6 : Edge-Aligned PWM Period. 
Duty cycle; 
The signed 16-bit number written to the PWM value registers is the pulse width in 
PWM clock periods of the PWM generator output [14]. 
100PWMvalueDutycycle
Modulus
= ×  (8.3) 
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Figure 8.7 : Edge-Aligned PWM Pulse Width. 
Reload Flag; 
At every reload opportunity the reload flag bit is set [14]. Figure 8.8 shows the reload 
process according to PWM modulus and PWM value. 
 
Figure 8.8 : Edge-Aligned PWM Value Loading. 
8.3 PWM-TMR-ADC Synchronization 
The PWM _reload_sync signal is generated every PWM cycle with a 20 µs period. 
The PWM _reload_sync is connected to the secondary input pin#3, a signal to the 
Quad TMR A module. An output from Quad TMR A channel 3 is connected to the 
SYNC0 signal, which is used to trigger the ADC Channel A. TMR channel 3 is 
configured in triggered count mode. In Graphical Configuration Tool a link of 
“Triggered mode, egde of secondary source triggers primary count till compare” is 
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selected for the timer. A connection link between the PWM module, TMR module, 
and the ADC module enables defining the exact multiple time instants of ADC 
sampling, which are synchronized to the generated PWM signal. Figure 8.9 shows 
the connections between modules. 
 
Figure 8.9 : Internal structure of the MC56F8023. 
The timing diagram in Figure 8.10 shows how a triple triggered ADC conversion is 
performed. The events are executed in the following steps: 
1. A PWM counter reaches 480 (PWM Modulus=480). PWM reload occurs. Values 
stored in the PWM value registers are applied to the PWM outputs.  
2. The PWM reload flag (PWMF) is set to one and pending. The PWM reload 
interrupt is disabled at the beginning of every PWM reload cycle. A signal to PWM_ 
reload_sync is generated by the PWM module. 
3. The Quad TMR A channel 3 count is triggered by the PWM _reload_sync signal, 
which is connected to its secondary source input. The timer starts counting up from 
zero. 
4. A compare occurs. An output (OFLAG) of TMR ch. 3 is set to one.  
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5. A rising edge on the SYNC0 input of the ADC module starts an ADC conversion. 
Figure 8.11 shows this triggering of the modules more clear. 
 
Figure 8.10 : Timing diagram, adapted from [12]. 
6. The ADC Complete ISR is entered. The interrupt is processed as a fast interrupt 
with a priority level 2.  
When ADC conversion finishes, a second compare occurs. Steps one to six are 
repeated. The Timer 3 interrupt is enabled. A PWM reload is executed every 20 µs. 
The two ISRs (IsrADCComplete, IsrQTA3) perform the remainder of the current 
control algorithm. When finished, the new values are stored in the PWM value 
registers. When a new PWM Reload event occurs, the sequence restarts at the first 
step. 
                                             
 58
         
Figure 8.11 : Triggering of the modules 
8.4 System Software Organization and Data Flow 
8.4.1 Application Background (Main) Loop  
The software program is beginning with including the libraries used for the 
application and defining the variables. After that the main (background) loop begins. 
Main loop starts with  the initialization part. After that, Application State Machine 
process function starts. Figure 8.12 shows the data flow of the background loop. 
    PWM 
        Quad Timer  
        Counter  
   ADC Conversion  
 
PWM Counter 
Modulus=640 
 
Timer Compare 
3 
4 
   5 
ADC Complete ISR 
1 
2 
PWM_reload_sync 
PWM Reload ISR 
  Compare  
6 
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Figure 8.12 : Data flow of the background loop. 
Initialization; 
At the beginning of the software, some units have to be initialized. These are sorted 
below. 
• COP (Computer Operating Properly) initialization 
• SYS (System Integration Module) initialization 
• GPIO_A, GPIO_B, GPIO_C (General Purpose Input Output) device pins 
initialization 
• Quad Timer A 3 initialization 
• PWM initialization 
• ADC (Analog-to-Digital Conversion Module) initialization 
• SCI (Serial Communication Interface) initialization 
• INTC (Interrupt Controller) initialization 
• FreeMASTER initialization 
START 
Peripheral Initialization 
Application Initializition 
Variable Initializition 
FreeMASTER Initializition 
Applicaiton 
State 
Machine 
Execution 
Application 
State 
Machine Func. 
     End Of the Main Loop 
 60
• Data structures of all PI controllers are initialized (proportional and integral 
gains, and output limits) 
Application State Machine;  
 
Application State Machine is executed in the main loop as shown in Figure 8.12. 
This function is about PWM process for this application. First of all, there is two 
choices which are PWM enabled or disabled. It is easily controlled via the 
FreeMASTER software program. If PWM enabled, ASM gives also two other 
choices. According to these choices, the booster can rather work in closed loop or 
open loop. The ASM provide users to set the input current over FreeMASTER 
digitally. With the PI parameters, input current becomes equal to the set value. The 
other choice is open loop process. In the open loop, the users can just set the PWM 
value that gives the duty cycle and according to this PWM value, the circuit draws 
current at the constant duty cycle. When the input voltage decrease, the input current 
also decrease in open loop process. Also there is an other and the last choice is done 
by ASM. This is PWM disabled mode. At this mode, DSP do not gives the PWM to 
the output. But this does not means that PWM clock do not operates. Conversely, 
because PWM module is stil enabled, PWM clock operates in 50kHz frequency.  
Figure 8.13 is data flow of the Application State Machine.  
                            
Figure 8.13 : Data flow of the Application State Machine. 
 
Process App. State Mach. 
         PWM Enabled 
Open Loop 
         PWM Disabled 
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PWM Value= 
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PWMValue=0 
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PWM Value= 
MCLIB-ControllerPI2 
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8.4.2 Interrupts 
PWM Reload Interrupt; 
As mentioned in the software overview part, PWM reload triggers the Quad Timer A 
3. PWM reload becomes in every opportunity. It’s mean that at the all edges of the 
PWM clock, PWM reload interrupt starts. The function IsrPWMReload ( )is assigned 
to this interrupt event. The priority of the interrupt is set to level 0. 
Quad Timer A Channel 3 Compare Interrupt; 
The function IsrQTA3() is assigned to this interrupt event. The interrupt is executed 
periodically with a 20us period. The priority of the interrupt is set to level 1.As 
mentioned before, its output is connected to the synch0 signal. It counts to the 
compare value which is 480. There is two sources comes to timer module: Primary 
source and the secondary source. The primary source is IP bus clock/1 which is 
32Mhz. Compared value is 480 means the timer is count up to 480 IP bus clock 
which is equal to the 6
1 480 15
32 10
sµ× =
×
. Secondary source is PWM reload signal. 
When it reaches to the compared value, that is after 15 sµ from the edge of the PWM 
clock, it triggers the ADC. Timer counts until compare and then reinitialize. In 
Graphical Configuration Tool, timer count mode is triggered mode, edge of 
secondary source triggers primary count till compare and the output mode is set on 
compare, cleared secondary source input edge.  
ADC Interrupt; 
The function IsrADCComplete() is assigned to this interrupt event. The interrupt is 
configured to be executed with a priority level 2. It is executed in synchronization 
with the PWM cycle [16]. Synchronization with the PWM reload signal is triggered 
by a Quad Timer A 3 output. When ADC interrupt is occured, input current, input 
voltage and the output voltage is read and they are filtered. Data flow of the ADC 
interrupt is shown in Figure 8.14. 
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Figure 8.14 : Data flow of the ADC interrupt. 
8.5 PI Control Parameters 
For PI control in this application, motor control library (mclib.h) of the Freescale is 
added to the software. All the PI parameters are given in the main (background) loop 
but the calculation of them is done in Application State Machine function. ASM is 
called in every 1 ms and MCLIB_ControllerPI2 function is used in ASM. This 
function calculates the Proportional-Integral (PI) algorithm according to equation 
below. This equation represents the PI algorithm in discrete time domain in fractional 
arithmetic. 
( ) ( ) ( ) ( )1f sc f If Isc f
I
T
u k K e k u k K e k
T
= + − +  (8.4) 
where: 
( )fe k           = Input error in step k - discrete time domain fractional 
( )fu k           = Controller output in step k - discrete time domain in fractional 
( )1Ifu k −      = Integral output portion in step k-1 - discrete time domain in Fractional 
IT                   = Integral time constant 
 
ADC Conversation Complete Interrupt 
Read Output 
Voltage 
Read Input 
Voltage 
Read Input 
Current 
Filter Output 
Voltage 
Filter Input 
Voltage 
Filter Input 
Current 
 
            Clear ADC Status Register  
 
End Of Interrupt Service Routine 
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T                   = Sampling time 
scK                 = Proportional controller gain 
IscK                = Integral controller gain 
Then, it is necessary to give the gain calculations. The PI controller parameters 
consist of the gain and gain scale parameters of the proportional and integral 
constants. The proportional or integral gain parameter lies in the fractional number 0 
to 1, (representing 0 to 32767). If the gain scale is positive the parameter shifts the 
particular gain to the right or to the left if negative [17]. The gain scale number 
represents the number of shifts. 
.2 proportionalGainScalescK proportionalGain
−
=  
.2 IntegralGainScaleIscK IntegralGain
−
=  
0.5 1proportionalGain< <  
0.5 1IntegralGain< <  
14 14proportionalGainScale− < <  
14 14IntegralGainScale− < <  
The calculation of the scaling coefficients; proportionalGainScale  and 
IntegralGainScale can be performed using the following equations: 
 
log(0.5) log( )
log 2
proportionalGain proportionalGainScale− <  
log(1) log( )
log 2
proportionalGain proportionalGainScale− >    
(8.5) 
 
log(0.5) log( )
log 2
IntegralGain IntegralGainScale− <  
log(1) log( )
log 2
IntegralGain IntegralGainScale− >  
   
(8.6) 
For example if 0.04K =  then scaling factor and scaling gain are given based on 
(8.5), and (8.6). 
log(0.5) log(0.04) log(1) log(0.04)
log 2 log 2
Scale− −< <              (8.7) 
3.64 4.64Scale< <  
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From above equations the 4Scale = and 
  
4
.2 0.04.2 0.64ScaleGain K= = =  (8.8) 
PI parameters are set to suitable values in this application.  
(Proportional Gain) 0.5K =  
log(0.5) log(0.5) log(1) log(0.5)
log 2 log 2
proportionalGainScale− −< <    (8.9) 
0 1proportionalGainScale< <      
0.5proportionalGainScale =  (8.10) 
0.5
.2 0.5.2 0.7ScaleGain K= = =  
(Integral Gain) 0.1K =  
  
log(0.5) log(0.1) log(1) log(0.1)
log 2 log 2
IntegralGainScale− −< <  
2.3 3.3IntegralGainScale< <  
(8.11) 
2.5IntegralGainScale =  
2.5
.2 0.1.2 0.56ScaleGain K= = =  
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9. SIMULATIONS 
 
Figure 9.1 : Construction of the circuit in PSIM. 
Simulations are done in PSIM. Construction of the circuit in PSIM is shown in 
Figure 9.1. The power stage of the boost converter is constructed with the values 
calculated in chapter 7. Digital PI module is used as a controller. In this module, 
discrete integrator and proportional blocks are connected to be a PI compensator. The 
proportional gain is set to 50 and integrator sampling frequency is set to 50 kHz.  
As mentioned before, the current transducer has a turn ratio of 2000:1. The current at 
the secondary of the current transformer goes through the resistor which is 10R. 
Then the voltage is amplified with the ratio of 1:33 through the OPAMP. Finally, the 
voltage at the output of the OPAMP goes to DSP board with voltage divider which 
has a ratio of 303:1150. All these processes makes the current gain 0.047. Hence, 
gain of the current transducer in PSIM is written 0.047. According to this gain, to 
make the input current 50A, the voltage reference has to be 1.5V.  
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But firstly, the reference voltage is set to 1.5V to make the input current 30A. Vstep 
is added to the circuit that makes the reference voltage 1V at 0.5s. With this step 
voltage, input current becomes 50A from 30A as shown in Figure 9.2. 
 
Figure 9.2 : Input current. 
 
Figure 9.3 : Reference voltage. 
Output voltage is ignored in this project. But in order not to have high voltage at the 
output, the output resistor is selected 1.6R in Chapter 6. The next graph is about the 
output quantities as shown in Figure 9.4 
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Figure 9.4 : Output current and output voltage. 
And finally, all quantities are shown together in Figure 9.5. 
 
Figure 9.5: Input current, reference voltage, output current and output voltage. 
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10. APPLICATION SETUP 
As described earlier, the DC electronic load application is targeted at the 
MC56F8023 device. The concept of the DC electronic load incorporates the 
following hardware components: 
• MC56F8023 Controller Board 
• Main Board 
• External Inductor 
• Transformer 
• Freescale USB TAB 
• Computer 
 
Figure 10.1 :  Application setup. 
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10.1 MC56F8023 Controller Board Setup 
Prior to the setup being worked, MC56F8023 controller board needs to be 
programmed and configured for the correct operation. For configuring the 
MC56F8023 controller board follow these steps: 
1. Connect the MC56F8023 controller board to the main board with flat cables. 
2. Connect a 220V AC power supply with the 220 / 2 15V V× transformer or a 18 V 
DC power supply to the X2 power connector on the main board. 
3. Connect the USB-TAB to the PC and to the X4 JTAG connector on the 
MC56F8013/23 controller board. 
4. Open the CodeWarrior, compile the project and program it into the device. 
5. Disconnect the power supply from the X2 power connector on the main board. 
6. Unplug the USB-TAB from the X4 JTAG connector on the MC56F8023 
controller board. 
10.2 Hardware Setup 
When the MC56F8023 controller board is configured it can be connected to the main 
board and the whole hardware setup can be built. The complete application setup, is 
shown in Figure 10.1 and the application setup block diagram is shown in Figure 
10.2. To build the application setup, follow these steps: 
  
1. Connect the UNI-3 connector (X1) on the MC56F8023 controller board to the 
UNI-3 connector (X4) on the main board via a 40 pin flat cable. 
2. Connect the UNI-3 connector (X2) on the MC56F8023 controller board to the 
UNI-3 connector (X3) on the main board via a 20 pin flat cable. 
3. Connect a 220V AC power supply with the 220 / 2 15V V× transformer or a 18 V 
DC power supply to the X2 power connector on the main board. 
4. Connect the inductor to the “+” side of the DC input terminal.  
5. Connect the load to the DC output terminals. 
6. Connect a serial communication cable to an open COM port on the PC and to the 
X1 RS232 connector on the MC56F8023 controller board for the FreeMASTER 
remote control. 
7. Start the FreeMASTER project and switch to the control page panel. 
8. Connect the battery to the inductor and to the “–“ side of the DC input terminal. 
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Figure 10.2 : Application setup block diagram. 
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11. EXPERIMENTAL RESULTS 
In order to verify the DC electronic load with PWM PI current controller based 
system, a hardware prototype was implemented with digital signal processor 
MC56F8023 when running at 50 kHz switching frequency. During this test setup, a 
100Ah Fusion battery is used as a test object. Figure 11.1 shows the experimental 
setup with measurements devices. 
 
Figure 11.1 : Experimental setup. 
As it seen, the positive line from the battery is connected to the circuit through the 
inductor. Hence inductor is not small enough, it is not placed on the circuit. DSP 
board and the main board are connected with 40P and 20P flat cables. The circuit can 
both feed from AC or DC energy. In order to be fed from 220V 50Hz AC energy, 
small 220V/2*15V transformer is used. Since there has to be a negative 12V in the 
circuit, transformer’s secondary side has two output. The main circuit can also be fed 
from DC energy. In the input socket, both AC and DC inputs are available. The DSP 
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board is placed on main board with small plastic sticks. The circuit connected to the 
computer with communication cable from its RC232 port.  
11.1 Measurements 
The setup is constructed as in Figure 11.1 and energized. Current is drawn from the 
battery gradually and the application measurements which are the battery voltage 
(input voltage), input current (inductor current) and the output voltage were 
provided. Then input power, output power and the efficiency are calculated. Table 
11.1 shows the measurements. 
Table 11.1 : Measurements 
Vinput(V) Iinput(A) Pinput(W) Voutput(V) Load(R ) Poutput(W) Efficiency (%) 
12.44 7 87.08 11.4 1.6 81.23 93.3 
12.32 9.5 117.04 12.8 1.6 102.40 87.5 
12.21 14.4 175.82 14.8 1.6 136.90 77.9 
12.14 19.3 234.30 16.5 1.6 170.16 72.6 
12.06 24.3 293.06 17.9 1.6 200.26 68.3 
12 29.3 351.60 19.4 1.6 235.23 66.9 
11.91 34.6 412.09 20.7 1.6 267.81 65.0 
11.83 39.4 466.10 21.4 1.6 286.23 61.4 
11.74 44.5 522.43 22 1.6 302.50 57.9 
11.68 49.6 579.33 22.5 1.6 316.41 54.6 
 
As seen from the graph below, efficiency decreases when the input current increases. 
This is because of the increases of power losses with the current. The most power 
loss in circuit is because of the inductor. The other losses are from the MOSFET and 
the diode respectively.   
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Figure 11.2 :  Input current-efficiency graph. 
11.2 Waveforms 
The setup is constructed and energized. PI parameters are entered to FreeMASTER 
software as depicted in Chapter 8. Closed loop section is set to “true” and 
PWMEnabled section is set to “Enabled”. Now the circuit is ready to be worked. 
InputCurrentSetpoint is a variable that the circuit draws current what is written to it. 
From the FreeMASTER, input current can be changed digitally. In order to show 
how the input current and output voltage changes, waveforms are constructed in the 
scope of the FreeMASTER. FreeMASTER is able to sample the application variables 
at a specified sample rate.  
In order to show the effect of the PI parameters, especially effect of the integral part, 
Figure 11.3 is got. Integral gain is decreased to 100. At this point, input current 
settled down much more slowly to the desired value. 
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Figure 11.3 : Input current and input current set point and output voltage waveforms 
when integral gain is 100. 
Figure 11.4 shows the input current and input current set point waveforms when the 
prıportional gain is 16384, integral gain is 3276. It can be easily seen that input 
current settle down better. 
 
Figure 11.4 : Input current and input current set point waveforms. 
As seen in Figure 11.4, the circuit firstly draws approximately 7A. When “50” is 
written to FreeMASTER to the InputCurrentSetpoint section, input current draws 
50A with a few delay. Then the input current is decrased to 30A level via writing 
“30” to InputCurrentSetpoint section. As it is seen, there is no overshoot of the input 
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current at the transition from 7A to 50A. It is also necessary to show the change of 
output voltage against the input current. Figure 11.5 show this change. 
 
Figure 11.5 : Change of output voltage against the input current. 
Output voltage goes 21.1V from 10.9V when the input current goes 50A from 7A. 
With the decrease of the input current to 30A, output voltage is also decreased to 
18.7V.  In order to see the input current response to the change gradually, Figure 
11.6 is constructed. 
 
Figure 11.6 : Input current response to the change gradually. 
Figure 11.7 shows the MOSFET gate signal. Frequency, period, positive width and 
negative width of the PWM is seen at the right side of the picture. Peak voltage of 
the PWM is 12V. 
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Figure 11.7 : MOSFET gate signal (5V/div, 10uV). 
Figure 11.8 shows the MOSFET gate signal with MOSFET drain-source voltage 
waveforms. Peak value of the MOSFET drain-source voltage is 25V. 
 
Figure 11.8 : Upper trace : PWM signal, Lower trace : MOSFET drain to source  
   voltage. (10V/div, 10us/div). 
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12. CONCLUSION and FUTURE WORK 
In this thesis the development of a DSP controlled DC-DC boost converter has been 
considered. Average circuit modelling approach has been studied from the point of 
view of computing steady-state behaviour and small-signal analysis and the 
nonlinear circuit behaviour has eliminated. Digital-control design has analysed and 
the controller in the closed-loop system has constructed with PI parameters. A 
power-circuit design has done with power components selecting criterias and the 
values of the components have been calculated. Software design were the second 
main part of the thesis. MC56F8023 digital signal processor has been used to operate 
the circuit. The peripherals used for the application and the software programs used 
to write the program and monitor the values of the circuit in the computer have been 
introduced. Metrowerks CodeWarrior was the program that the software has been 
written and debugged by using this program. To monitor the input voltage, output 
voltage and the input current, FreeMASTER has been used. Also, all PI parameters 
and the input current has been set to desired values digitally by using the 
FreeMASTER. Simulations have been done by using PSIM circuit simulation 
program with digital modules. Finally, the application is validated experimentally. It 
has been seen that with the suitable PI parameters, when the input current is changed 
from the computer to the set point, it settle down to the new value without any 
overshoot and with time delay of microseconds.  
This work is not finished yet and it is going to be improved. The energy at the input 
side of the circuit is wasted with resistors at the output side of the circuit. This energy 
can be transfer to the network which is required inverter works parallel with network.  
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Figure A.1 : DSP board placement 
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Figure A.2 : Mainboard placement
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Figure A.3 : Main Board Page 1 
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Figure A.4 : Main Board Page 2 
 
                                                88
                        
 
Figure A.5 : Main Board Page 3 
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Figure A.6 : DSP Board Page 1 
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Figure A.7 : DSP Board Page 2 
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Figure A.8 : DSP Board Page 3 
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Figure A.9 : DSP Board Page 4 
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